查看“Ascend910系列”的源代码
←
Ascend910系列
跳到导航
跳到搜索
因为以下原因,您没有权限编辑本页:
您请求的操作仅限属于该用户组的用户执行:
用户
您可以查看和复制此页面的源代码。
Architecture of Ascend 910 Chips [[Image:Huawei-Ascend-910-AI-Training-Chip-Block-Diagram.jpg|700px]] Main features: # 1. The Huawei Ascend 910 has 32 DaVinci AI cores. # 2. The chip combines these DaVinci AI cores with high-speed HBM2 memory. # 3. The main chip also has additional logic blocks such as 128 channel video decoding engines. # 4. There is a Nimbus V3 chip that handles most of the I/O and is co-packaged alongside the main chip and the HBM2 stacks. # 5. The Huawei Ascend 910 is designed to run at a higher power envelope (350W) and higher performance compared to the Ascend 310. # 6. Huawei claims 256 TFLOPs of FP16 performance for the Ascend 910. # 7. The Tesla V100 has 112-125 TFLOPs for deep learning thanks to its tensor cores.
返回
Ascend910系列
。
导航菜单
个人工具
登录
命名空间
页面
讨论
简体中文
查看
阅读
查看源代码
查看历史
更多
导航
首页
最近更改
随机页面
MediaWiki帮助
工具
链入页面
相关更改
特殊页面
页面信息